There were 271 press releases posted in the last 24 hours and 155,685 in the last 365 days.

BaySand to Announce Xpresso, the ASIC Wizard to Generate the Intellectual Property (IP) Cores and Accelerate ASIC Design Cycle

Xpresso Provides an Easy Way to Generate the Required IP Blocks That Works Seamlessly With BaySand's ASIC Design Flow

/ -- SAN JOSE, CA --(Marketwired - July 19, 2016) - BaySand, the leader in application configurable ASICs, announces Xpresso, an online ASIC Wizard that facilitates the generation of IP blocks for ASIC design. The tool generates the BaySand available IPs while customizing them according to the ASIC designers' requirements. Xpresso comes with an intuitive and friendly user interface and it generates all files needed for implementation and verification by enabling the users to specify the parameters and configuration required.

Xpresso special features:

  • Web-based IP Generator
    • No installation or HW required
    • Real-time updates for added features & support
  • Generates IP to be instantiated in the user's design
    • IP modules for simulation & synthesis (Verilog)
    • Instantiation example
    • Automated test-bench for simulation to confirm options and functionality

"Xpresso was designed and tailored to make it simple for designers to use BaySand's IP and we are going to continue improving it to be compatible with third party IP providers," said Jonathan Park, BaySand's EVP and CTO. "The tool is expandable and designed to support new IPs easily, we will be adding additional essential IP and supporting the tool as part of our strategy to make the ASIC design simpler."

Xpresso is also ideal for FPGA to ASIC conversion by providing full compatibility with the FPGA tools and by bridging the gap between the IP that FPGA vendors provide and the IP that the designer needs in order to port the design to an ASIC. By porting the FPGA design to a BaySand ASIC the user gains up to 10 times lower power consumption, up to 3 times better performance and latency while price is reducing by up to 90%.

"With Xpresso it shows our commitment to bridge the gap between FPGA and ASIC designs, where the tool provides the best IP alternative to customers, that fits their requirements," stated Ehud (Udi) Yuhjtman EVP marketing and sales at BaySand. "By providing an automated easy to use IP wizard we enable a smooth conversion, quick time to market and an optimal design cycle that delivers lower power, lower cost and higher performance. These advantages enable our customers to focus on their expertise and compete in the market place while getting the highest value from our technology and innovation."

Xpresso is available for BaySand 65nm technology forcustomer use, please contact Baysand for evaluation or for more information at

About BaySand

Baysand is the leader in Application Configurable ASICs targeting short time to market and cost effective ASIC solutions. With its unique and patented Metal Configurable Standard Cell (MCSC) technology and Field Configurable DSP architecture (fcDSP), the company provides ASIC designers with world class solutions featuring:

  • Low NRE
  • Short time to market
  • Lowest Power
  • Low unit cost
  • Best performance
  • Programmability and flexibility

Baysand is fabless, privately held and based in the Silicon Valley, San Jose, CA.

Image Available:

Joshua G.
Marketing manager

FPGA to ASIC conversion BaySand flow